CLAIMS

What is claimed is:

5

10

15

20

25

30

1. A cryptography engine for performing cryptographic operations on a data block, the cryptography engine comprising:

a key scheduler configured to provide keys for cryptographic operations; multiplexer circuitry having an input stage and an output stage;

expansion logic coupled to the input stage of the multiplexer circuitry, the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a portion of the data block, wherein the output of the expansion logic is coupled to the input stage of the multiplexer circuitry;

permutation logic coupled to the expansion logic, the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block.

- The cryptography engine of claim 1, further comprising an Sbox configured to alter a third bit sequence corresponding to the portion of the data block by compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic.
- The cryptography engine of claim 1, wherein the cryptography engine is a DES engine.
- 4. The cryptography engine of claim 1, wherein the multiplexer circuitry comprises two 2-to-1 multiplexers on the first level coupled to two 2-to-1 multiplexers on the second level.
- The cryptography engine of claim 1, wherein the first bit sequence is less than 32 bits.
- The cryptography engine of claim 1, wherein the first bit sequence is four bits.
- The cryptography engine of claim 5, wherein the expanded first bit sequence is less than 48 bits.
- 8. The cryptography engine of claim 6, wherein the expanded first bit sequence is less than six bits.

20

25

30

2

- The cryptography engine of claim 7, wherein the third bit sequence is less than 48 bits.
- The cryptography engine of claim 8, wherein the third bit sequence is six bits
- 5 11. The cryptography engine of claim 9, wherein the second bit sequence is less than 32 bits.
 - The cryptography engine of claim 10, wherein the second bit sequence is four bits.
 - The cryptography engine of claim 1, wherein the multiplexer circuitry is a two-level multiplexer.
 - 14. The cryptography engine of claim 1, wherein the two-level multiplexer is configured to select either initial data, swapped data, or non-swapped data to provide to the output stage of the multiplexer.
 - 15. The cryptography engine of claim 1, wherein the expansion logic and the permutation logic are associated with DES operations.
 - $16. \qquad \text{The cryptography engine of claim 1, wherein the key scheduler} \\ \text{performs pipelined key scheduling logic.}$
 - $17. \qquad \text{The cryptography engine of claim 1, wherein the key scheduler} \\ \text{comprises a determination stage}.$
 - 18. The cryptography engine of claim 1, wherein the key scheduler comprises a shift stage.
 - The cryptography engine of claim 1, wherein the key scheduler comprises a propagation stage.
 - 20. The cryptography engine of claim 1, wherein the key scheduler comprises a consumption stage.
 - 21. The cryptography engine of claim 1, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value.
 - 22. A cryptography engine for performing cryptographic operations on a data block, the cryptography engine comprising:

a key scheduler configured to provide keys for cryptographic operations; multiplexer circuitry having an input stage and an output stage;

expansion logic coupled to the multiplexer circuitry, the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit

10

15

20

25

sequence having a second size greater than the first size, the first bit sequence corresponding to a portion of the data block:

permutation logic coupled to the expansion logic, the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block;

inverse permutation logic coupled to the input stage of the multiplexer circuitry, the inverse permutation logic performs the reverse operations of the permutation logic.

- 23. The cryptography engine of claim 22, further comprising an Sbox configured to alter a third bit sequence corresponding to the portion of the data block by compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic.
- 24. The cryptography engine of claim 22, wherein the cryptography engine is a DES engine.
- 25. The cryptography engine of claim 22, wherein the multiplexer circuitry comprises two 2-to-1 multiplexers on the first level coupled to two 2-to-1 multiplexers on the second level.
- The cryptography engine of claim 22, wherein the first bit sequence is less than 32 bits.
 - The cryptography engine of claim 22, wherein the first bit sequence is four bits.
 - 28. The cryptography engine of claim 26, wherein the expanded first bit sequence is less than 48 bits.
- The cryptography engine of claim 27, wherein the expanded first bit sequence is less than six bits.
 - 30. The cryptography engine of claim 28, wherein the third bit sequence is less than 48 bits.
- 31. The cryptography engine of claim 29, wherein the third bit sequence is
 - 32. The cryptography engine of claim 30, wherein the second bit sequence is less than 32 bits.

15

20

25

30

- 33. The cryptography engine of claim 31, wherein the second bit sequence is four bits
- 34. The cryptography engine of claim 22, wherein the key scheduler performs pipelined key scheduling logic.
- 5 35. The cryptography engine of claim 22, wherein the key scheduler comprises a plurality of stages.
 - 36. The cryptography engine of claim 22, wherein the key scheduler comprises a determination stage.
 - 37. The cryptography engine of claim 22, wherein the key scheduler comprises a shift stage.
 - 38. The cryptography engine of claim 22, wherein the key scheduler comprises a propagation stage.
 - The cryptography engine of claim 22, wherein the key scheduler comprises a consumption stage.
 - 40. The cryptography engine of claim 22, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value.
 - 41. The cryptography engine of claim 22, wherein the multiplexer circuitry is a two-level multiplexer.
 - 42. The cryptography engine of claim 22, wherein the two-level multiplexer is configured to select either initial data, swapped data, or non-swapped data to provide to the output stage of the multiplexer.
 - 43. The cryptography engine of claim 22, wherein the expansion logic and the permutation logic are associated with DES operations.
 - 44. An integrated circuit layout associated with a cryptography engine for performing cryptographic operations on a data block, the integrated circuit layout providing information for configuring the cryptography engine, the integrated circuit layout comprising:
 - a key scheduler configured to provide keys for cryptographic operations; multiplexer circuitry having an input stage and an output stage;
 - expansion logic coupled to the input stage of the multiplexer circuitry, the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit

15

20

25

30

sequence corresponding to a portion of the data block, wherein the output of the expansion logic is coupled to the input stage of the multiplexer circuitry;

permutation logic coupled to the expansion logic, the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block.

- 45. The cryptography engine of claim 44, further comprising an Sbox configured to alter a third bit sequence corresponding to the portion of the data block by compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic.
- 46. The cryptography engine of claim 44, wherein the cryptography engine is a DES engine.
- 47. The cryptography engine of claim 44, wherein the multiplexer circuitry comprises two 2-to-1 multiplexers on the first level coupled to two 2-to-1 multiplexers on the second level.
- 48. The cryptography engine of claim 44, wherein the first bit sequence is four bits.
- 49. The cryptography engine of claim 48, wherein the expanded first bit sequence is less than six bits.
- 50. The cryptography engine of claim 44, wherein the key scheduler performs pipelined key scheduling logic.
- 51. The cryptography engine of claim 44, wherein the key scheduler comprises a determination stage, a shift stage, a propagation stage, and a consumption stage.
- 52. The cryptography engine of claim 44, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value.
- 53. The cryptography engine of claim 44, wherein the multiplexer circuitry is a two-level multiplexer.
- 54. The cryptography engine of claim 44, wherein the two-level multiplexer is configured to select either initial data, swapped data, or non-swapped data to provide to the output stage of the multiplexer.
- 55. The cryptography engine of claim 44, wherein the expansion logic and the permutation logic are associated with DES operations.

10

15

20

25

- 56. An integrated circuit layout associated with a cryptography engine for performing cryptographic operations on a data block, the integrated circuit layout providing information for configuring the cryptography engine, the integrated circuit layout comprising:
 - a key scheduler configured to provide keys for cryptographic operations; multiplexer circuitry having an input stage and an output stage;

expansion logic coupled to the multiplexer circuitry, the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a portion of the data block;

permutation logic coupled to the expansion logic, the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block;

inverse permutation logic coupled to the input stage of the multiplexer circuitry, the inverse permutation logic performs the reverse operations of the permutation logic.

- 57. The cryptography engine of claim 56, further comprising an Sbox configured to alter a third bit sequence corresponding to the portion of the data block by compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic.
- 58. The cryptography engine of claim 56, wherein the cryptography engine is a DES engine.
- 59. The cryptography engine of claim 56, wherein the multiplexer circuitry comprises two 2-to-1 multiplexers on the first level coupled to two 2-to-1 multiplexers on the second level.
 - 60. The cryptography engine of claim 56, wherein the first bit sequence is four bits
- 61. The cryptography engine of claim 60, wherein the expanded first bit
 30 sequence is less than six bits.
 - The cryptography engine of claim 56, wherein the key scheduler performs pipelined key scheduling logic.

- 63. The cryptography engine of claim 56, wherein the key scheduler comprises a determination stage, a shift stage, a propagation stage, and a consumption stage.
- 64. The cryptography engine of claim 56, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value.
- 65. The cryptography engine of claim 56, wherein the multiplexer circuitry is a two-level multiplexer.
- 66. The cryptography engine of claim 56, wherein the two-level multiplexer is configured to select either initial data, swapped data, or non-swapped data to provide to the output stage of the multiplexer.
- 67. The cryptography engine of claim 56, wherein the expansion logic and the permutation logic are associated with DES operations.